Staff Vector Design Verification Engineer (RISCV)

Company: Tenstorrent Inc.
Location: Austin
Posted on: March 17, 2023

Job Description:

The Tenstorrent team combines technologists from different disciplines who come together with a shared passion for AI and a deep desire to build great products. We value collaboration, curiosity, and a commitment to solving hard problems. Find out more about .CPU Vector DesignVerification Engineer (RISCV)Role:Technical lead focused on Vector architecture and microarchitecture verification for high-performance person coming into this role will help define the overall Vector verification strategy, lead the DV plan and execution for this domain.Responsibilities

• Lead functional and performance verification of the Vector unit for a from-scratch high performance CPU while working closely with Architecture and RTL team
• Develop detailed block and core level verification plans for the Vector Unit that includes both architectural (RISCV ISA) and microarchitectural functionality
• Design and develop reusable block level testbench components in SV, UVM and C++, that include microarchitectural models, monitors, checkers
• Develop core level ISA verification plan for a high performance Vector Unit
• Develop random and directed stimulus that spans pre-silicon, emulation and post-silicon domain
• Evaluate and integrate open-source toolchains into the DV flow
• Develop DV environment, tools and infrastructure to enable functional verification for pre-silicon, emulation and post-silicon
• Work with design, test and post silicon validation teams to ensure high quality delivery of the Vector unitExperience and qualifications
  • BS/MS/PhD in EE/ECE/CE/CS with at least 5 years of experience
  • Strong background and experience with high performance OOO CPU microarchitecture
  • Experience working on a Vector unit for x86 (AVX), ARM (SVE) or RISCV (V-ext) based CPU
  • Architectural understanding of Integer, Floating Point and Vector datapath. Understanding of load store microarchitecture
  • Significant experience debugging RTL and DV in a simulation environment
  • Prefer experience with assembly level programming in any ISA - x86, ARM, RISCV
  • Verification methodologies and techniques - Simulation/debug, TB development, stimulus, checking, coverage, infrastructure, tools
  • Experience with C++ / SV / UVM as well as scripting languages
  • Experience with hardware description languages (Verilog, VHDL) and simulators (VCS, NC, Verilator)
  • Strong problem solving and debug skills across various levels of design hierarchiesMultiple geographies: Austin, Santa ClaraTenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.Due to U.S. Export Control laws and regulations, Tenstorrent is required to ensure compliance with licensing regulations when transferring technology to nationals of certain countries that have been sanctioned by the U.S. government.As this position will have direct and/or indirect access to information, systems, or technologies that are subject toU.S. Export Control laws and regulations, please note that citizenship/permanent residency informationand/or documentation will be required and considered as Tenstorrent moves through the employment process.

Keywords: Tenstorrent Inc., Austin , Staff Vector Design Verification Engineer (RISCV), Engineering , Austin, Texas